BUS SYSTEM AND BUS INTERFACE FOR CONNECTION TO A BUS

Patent number:

JP2005527877 (T)

Publication date:

2005-09-15

Inventor(s): Applicant(s): Classification:

- international:

- european:

G06F13/00; G06F13/24; G06F13/38; G06F13/42; G06F13/00; G06F13/20; G06F13/38; G06F13/42; (IPC1-

7): G06F13/38

G06F13/24; G06F13/42D6

Priority number(s): WO2001SG00196 20010928; WO2002IB03861 20020919

Abstract not available for JP 2005527877 (T) Abstract of correspondent: WO 03029998 (A1)

Application number: JP20030533135T 20020919

The invention relates to a bus system comprising a first station (202) and a second station (203), (204), coupled by a bus for transferring messages, said bus being designed t o operate in accordance with a protocol in which said first station (202) periodic ally sends messages in a predetermined order to the second station (203), (204), wherein-said first station (202) comprises an interruptible processor (206), a memory element (208) comprising a buff er (501, 502), and a bus interface (207), - wherein said interruptible processor (206) can be operated so as to generate a plurality of series of message properties; - wherein said processor (206) can further be operated so as to issue a first series of message properties from among said plurality of series of message properties to said buffer (501, 503), and upon receipt of an interrupt signal from said bus interface issues a second series of message properties from among said plurality of series of message properties; - wherein said buffer (501, 502) has a storage capacity, which is adjustable by the processor (206) and which is matched to store said first series of said message properties and said sec ond series of said message properties; and-wherein said bus interface (207) can be operated so as to retrieve said first series of message properties from said buffer, to generate a first series of said messages from said properties, to send said first series of said messages to said second station (203, 204), and to send said interrupt signal to said processor (206).





🔼 WO03029998 (A1) 🔁 US2003101311 (A1)

US7028111 (B2)

 \square

TW226547 (B) EP1433071 (A1)

more >>

